When represented by a directed acyclic graph, the set of Boolean for mulas generated by the analysis has total size bounded by the number of operations required by the Gaussian elimination. This paper pre sents the mathematical basis for systems of Boolean equations, their solution by Gaussian elimination, and data structures and algorithms for representing and manipulating Boolean formulas.
I. INTRODUCTION
T HE ADVENT OF metal-oxide semiconductor (MaS) circuit technology has revived interest in analyzing networks of switches. This field originated when digital circuits were constructed with electromechanical relays. Shannon, in the first application of Boolean algebra to digital systems, developed several techniques for analyz ing a switch network symbolically [1] . For a network of switches, each of which is either open or closed depend ing on the value of some Boolean variable, the goal of symbolic analysis is to derive formulas expressing the conditions under which conducting paths will exist be tween specified pairs of terminals. 1 A MaS transistor can often be abstracted as a switch it conditionally forms a connection between its source and drain nodes depending on the voltage on its gate node. Several models of static logic gates in MaS treat transis tors as simple switches and define the behavior of a gate in terms of the conditions under which a conducting path is formed from the supply or ground to the gate output The author is with the Computer Science Department, Carnegie Mellon University, Pittsburgh, PA 15213_ IEEE Log Number 87 15111. 'Shannon characterized a network by its "hindrance " function, with logic value 1 indicating the absence of any path. This paper adopts the more conventional view of 1 indicating the presence of a path . such effects as resistance ratios, dynamic memory, and invalid or uninitialized logic values [5], [6] . A companion paper (7] shows that even with these more elaborate models, the behavior of a MOS circuit can be determined by analyzing a series of switch networks. Thus, the sym bolic analysis of switch networks remains a key problem in deriving an abstract representation of the function com puted by a digital circuit.
The demands placed upon symbolic analysis have changed greatly since the days of relay circuits. These circuits were relatively small, and the analysis was per formed manually. Under these conditions, the asymptotic performance of the method matters less than its concep tual simplicity. For example, Shannon describes a method that involves enumerating every possible simple path be tween two terminals, forming the Boolean product of the switch labels in each path, and then forming the Boolean sum of these path formulas. In general, the number of simple paths in a network can grow exponentially with the number of switches (e. g. , the parity ladder shown in Fig.  7. ) Consequently, path analysis cannot be applied to net works of significant size. Furthermore, there was no con cern about data structures and algorithms for representing and manipulating Boolean formulas. Even more recent methods based on matrix representations [8] do not ad dress these algorithmic issues.
Today, symbolic analysis methods are to be executed by computers on networks containing thousands of switches. To implement an analyzer, every detail of rep resentation and algorithm must be specified. Success must be measured by worst-or average-case complexity rather than by performance on small examples. Unfortunately, the state of the art in symbolic analysis has not kept up with these demands. For example, most published sym bolic analysis methods for MOS circuits start by enu merating all possible simple paths in the network [9]- [11] . A second method involves enumerating the possible sets of connected components formed in the switch network for different values of the control variables [12] . This ap proach can also produce a description of size exponential in the number of transistors. These accounts indicate little progress since Shannon's day.
In general, a MOS circuit can be partitioned into smaller subnetworks and each subnetwork analyzed separately. Most of these subnetworks are small-containing no more than 10 transistors. Hence, one can argue that even an 0278-0070/87/0700-0618$01. 00 © 1987 IEEE
